Power Search
Low Price Guarantee
We Take School POs
Please login or create a free account to submit a review

Tradeoffs Involved in Design of SRAMs
Contributor(s): Kelkar, Indraneel (Author)

View larger image

 ISBN: 3639422252     ISBN-13: 9783639422252
Publisher: AV Akademikerverlag
OUR PRICE: $60.53  

Binding Type: Paperback
Published: June 2012
Qty:
Additional Information
BISAC Categories:
- Computers
Physical Information: 0.32" H x 6" W x 9" L (0.46 lbs) 136 pages
 
Descriptions, Reviews, Etc.
Publisher Description:
Revision with unchanged content. This theses addresses the various tradeoffs involved when designing SRAM's. Each component of the SRAM is looked at in detail and various tradeoffs explored. The key to low power operation in the SRAM data path is to reduce the signal swing on the high capacitance nodes like the bitlines and the data lines. A unique resetting scheme for the row decoders has been proposed. Using this technique the word line pulse width can be minimized and the signal swings on the bitlines reduced. Finally a 4Kb prototype SRAM has been designed and verified. This design incorporates some of the circuit techniques used to reduce power dissipation and delay. Experimental data has been provided which shows the effectiveness of using the resetting scheme for the row decoders. The book is addressed to professionals and students in the semi-conductor industry and especially those in circuit design. It is also directed towards researchers in memory cell design and memory architecture design.
 
Customer ReviewsSubmit your own review
 
To tell a friend about this book, you must Sign In First!